Design of CMOS Phase-Locked Loops: From Circuit Level to Architecture Level

Quantity